

<https://t.me/schematics1aptop>

# Helicat 14/15 \_ ICL

## Schematics DIAGRAM

<https://t.me/schematics1aptop>

2019-09-17

REV : SA

DY : None Installed  
UMA: Unified Memory Architecture  
OPS: Optimal Playable Settings

<Core Design>



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A4

Document Number


**Helicat 14/15 \_ ICL**

Rev  
**SA**


Date: Tuesday, September 17, 2019

Sheet 1 of 106


# HellCat CML Block Diagram




# PCH SMBus Block Diagram




# KBC SMBus Block Diagram



# Thermal Block Diagram




# Audio Block Diagram



<https://t.me/schematicslaptop>

CLK Block Diagram



https://t.me/schematics4laptop






Figure 12-19.WHL-U Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform]





For DDR4 power sequence




KBL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]



NV N17S GPU Power ON sequence



Tulip Skylake POWER UP SEQUENCE DIAGRAM (NON Deep Sx Platform)



# Main Func = CPU




[22,24,44,46] [24] PEXI\_CPU  
PROCHOT#\_CPU <<<>>>

[99] CPU\_JTAG\_TCK <<<>>>  
[99] CPU\_JTAG\_TDI <<<>>>  
[99] CPU\_JTAG\_TDO <<<>>>  
[99] CPU\_JTAG\_TMS <<<>>>  
[99] CPU\_JTAG\_TRST# <<<>>>  
[99] PCH\_JTAG\_TCK <<<>>>  
[99] CPU\_JTAG\_PRDY# <<<>>>  
[99] CPU\_JTAG\_PREQ# <<<>>>  
[15,99] DBG\_PMODE <<<>>>

[15] GPP\_E6 <<<>>>  
[15] GPP\_H2 <<<>>>

[55] TOUCH\_PANEL\_PD# >>>  
[55] TOUCH\_PANEL\_DET# >>>

[24,65] TOUCHPAD\_INTR# >>>



<CoreDesign>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		<b>CPU (THML/JTAG)</b>	
Title	Document Number		Rev
Size A4	Hellcat 14/15_ ICL		SA
Date: Tuesday, September 17, 2019		Sheet 3 of 106	Rev









# Main Func = CPU


[46] SVID\_ALERT#\_CPU\_R <<<<  
[46] SVID\_CLK\_CPU <<<<  
[46] SVID\_DATA\_CPU <<<<  
[46] VCCCORE\_SENSE <<<<  
[46] VSSCORE\_SENSE <<<<




## SVID DATA



## SVID ALERT




## SVID CLOCK



Layout note:

3.Length matchin 25mil, and close SOC in 2inch "



### Layout Note:

1. Place close to CPU
2. VCC\_SENSE/ VSS\_SENSE impedance=50 ohm
3. Length match<25mil

<CoreDesign>




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCCIN/VID)	
Size	Document Number	Hellcat 14/15_ ICL		Rev
A4				SA
Date: Tuesday, September 17, 2019		Sheet	7	of 106

Main Func = CPU



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VDDQ/VCC/VCCST/VCCSTG)

Size A4 Document Number Hellcat 14/15\_ ICL Rev SA

Date: Tuesday, September 17, 2019 Sheet 8 of 106



















**Main Func = PCH**





	C1810 (Cg)	C1809 (Cd)
EPSON 082.30003.0191	15pF	12pF
SEIKO 082.30003.0301	12pF	15pF
NIK 082.30003.0221	15pF	12pF






# Main Func = PCH




	NB_MODE	LID_CL_SIO_TAB#	
NB Mode	1	1	KB 可以動
Tablet Mode	don't care	0	KB 鎖住
Clam Shell Mode	0	1	KB 鎖住



[50]	VCCAUX_SENSE		
[50]	VSSAUX_SENSE		
[40,50]	CORE_VID0		
[40,50]	CORE_VID1		



Main Func = PCH









<CoreDesign>



**Wistron Corporation**  
21F, 88, Sec. 1, HsinTaiWu Rd., Hsichih,  
Taipei-Hsien 221, Taiwan, R.O.C.

Title			CPU (VSS)	
Size	Document Number	Rev		
A3		Hellcat 14/15 ICL		SA
Date:	Tuesday, September 17, 2019	Sheet 23	of	106



# Main Func = SPI Flash

[18,24]SPL\_CS\_ROM\_N1 >>>  
 [18,24]SPL\_CS\_ROM\_N0 >>>  
 [18,24,91]SPL\_SO\_ROM <<<  
 [18,24,91]SPL\_CLK\_ROM >>>  
 [18,24,91]SPL\_SI\_ROM >>>  
 [18,24]SPL\_HOLD\_ROM <<<  
 [18,24]SPL\_WP\_ROM <<<

## Socket for 16M










Figure 6-85. SPI 3-Load (2 Flash and 1 TPM) EC G3 Flash Flaring with Wire-OR Topology



# Main Func = RTC

[19] RTC\_DET# <<<  
 [24] VCCDSW\_EN >>>  
 [18,24] RTC\_RST\_ON >>>





Core Design

# Main Func = Thermal Sensor

[18,24,79]SML0\_SMBDATA << >>  
[18,24,79]SML0\_SMBCLK << >>

[17,24]MVP\_VR\_ON >>>  
[40] PURE\_HV\_SHUTDOWN# <<<



[24] PWM\_FAN1 >>>  
[24] FAN\_TACH1 <<<





TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

## PWM FAN1

Layout Note:  
Signal Routing Guideline:  
Trace width = 15mil



```
[19] HDA_SDIN0_CPU          <<<-----
[19] HDA_SDOUT_CODEC          >>>-----
[19]HDA_SYNC_CODEC            >>>-----
[19]HDA_BITCLK_CODEC          >>>-----
```




Main Func = Audio

[27] AUD\_SPK\_R+ >>> \_\_\_\_\_  
[27] AUD\_SPK\_R- >>> \_\_\_\_\_  
[27] AUD\_SPK\_L- >>> \_\_\_\_\_  
[27] AUD\_SPK\_L+ >>> \_\_\_\_\_


[20] SPK\_ID <<< \_\_\_\_\_

Layout Note:  
Speaker trace width >40mil @ 2W4ohm speaker power



CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R-
Pin4	SPK_R+
Pin5	SPK_DET#
Pin6	GND

SPK\_ID 1: FG  
0: Veci




From Codec

[27] MIC2\_VREFO >>> \_\_\_\_\_  
[27,29,66] AUD\_RING <<< \_\_\_\_\_  
[27] AUD\_HP1\_JACK\_L >>> \_\_\_\_\_  
[27] LINE1\_L >>> \_\_\_\_\_  
[27] LINE1\_R >>> \_\_\_\_\_  
[27] AUD\_HP1\_JACK\_R >>> \_\_\_\_\_  
[27,29,66] AUD\_SLEEVE <<< \_\_\_\_\_  
[27] LINE1\_VREFO >>> \_\_\_\_\_

To IO Board

[27,29,66] AUD\_RING <<< \_\_\_\_\_  
[66] AUD\_HP1\_JACK\_L1 <<< \_\_\_\_\_  
[66] AUD\_HP1\_JACK\_R1 <<< \_\_\_\_\_  
[27,29,66] AUD\_SLEEVE <<< \_\_\_\_\_



Universal Jack (Moved to I/O Board)










SSID = PWR.Plane.Regulator\_5V

OFFPAGE-Signal




OFFPAGE-GAP




SSID = PWR.Plane.Regulator\_3D3V


OFFPAGE-Signal



OFFPAGE-GAP








# TPS 51393 For 3D3V



Main Func = CPU\_CORE

OFFPAGE









# Main Func = VCCIN\_AUX

## OFFPAGE

### VID



### VCCIN\_AUXSENSE



<https://t.me/schematics4top>


<CommDesign>

<b>DELL</b> Wistron Corporation	
21F, 8L, Sec. 1, HsinTaiWay u Rd., HsinTai, Taipei 106, Taiwan, R.O.C.	
Title <b>RT6543A VCCIN_AUX</b>	
Size A2	Document Number
Rev. SA	
Date: 10/25/2018, September 17, 2018	
Scale: 50	100





Main Func = 1D8V/1D2V

OFFPAGE



OFFPAGE\_GAP




https://t.me/schematics1laptop

<CoreDesign>





<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>LCD&amp;CAM&amp;DMC&amp;Touch</b>			
Size B	Document Number	Rev	
	<b>Hellicat 14/15_ICL</b>	<b>SA</b>	
Date: Tuesday, September 17, 2019		Sheet 53	of 106

Main Func = 1D05V

## OFFPAGE




## OFFPAGE-GAP




Design Current=0.2A  
DFE252012F-1R0M=P2

Design Current=0.2A  
1239AS-R-100N=P2



Main Func = LCD




Main Func = Touch panel



Main Func = CAMERA




INVERTER POWER






# SSID = HDMI Level Shifter/Connector

[4] HDMI\_DDI\_TX\_N0  
[4] HDMI\_DDI\_TX\_P0  
[4] HDMI\_DDI\_TX\_N1  
[4] HDMI\_DDI\_TX\_P1  
[4] HDMI\_DDI\_TX\_N2  
[4] HDMI\_DDI\_TX\_P2  
[4] HDMI\_DDI\_TX\_N3  
[4] HDMI\_DDI\_TX\_P3


[4] CPU\_DPB\_CTRL\_CLK  
[4] CPU\_DPB\_CTRL\_DATA  
[4] CPU\_DISP\_HPD0



EMI Request:



HDMI CONN



<Core Design>

<b>DELL</b> Wistron Corporation	
21F, 8th, Sec. 1, Hsin Tai/Wu Rd., Hsinchu, Taipei 300021, Taiwan, R.O.C.	
Title: <b>HDMI</b>	
Size: Custom	Document Number: <b>Helicat 14/15_ICL</b>
Date: Tuesday, September 17, 2019	Rev: <b>SA</b>
Sheet: 57	of 108

# Main Func = WLAN

## PCIE

[16] WLAN\_PCIE\_TX\_N >>> —  
[16] WLAN\_PCIE\_TX\_P >>> —  
[16] WLAN\_PCIE\_RX\_N <<< —  
[16] WLAN\_PCIE\_RX\_P <<< —

## PCIE\_CLK

[18] WLAN\_CLK\_CPU\_N >>> —  
[18] WLAN\_CLK\_CPU\_P >>> —  
[18] WLAN\_CLKREQ\_CPU\_N <<< —

## USB2.0

[16] BT\_USB20\_P >>> —  
[16] BT\_USB20\_N <<< —

## Single end

[3] BLUETOOTH\_EN >>> —

## Debug

[21] WIFI\_RF\_EN >>> —  
[17,63,66,76,91] PLT\_RST# >>> —  
[18,24] SUS\_CLK >>> —

## Power EN (Madesimo)

[15,21] CNV\_BRI\_DT\_R >>> —  
[15,21] CNV\_RGI\_DT >>> —


[19] CLKREQ\_CNV >>> —  
[19] CNV\_RF\_REST# >>> —

[21] CNV\_WT\_DN0 >>> —  
[21] CNV\_WT\_DP0 >>> —  
[21] CNV\_WT\_DN1 >>> —  
[21] CNV\_WT\_DP1 >>> —  
[21] CNV\_WT\_CLKN >>> —  
[21] CNV\_WT\_CLKP >>> —



[21] CNV\_WR\_DN0 <<< —  
[21] CNV\_WR\_DP0 <<< —  
[21] CNV\_WR\_DN1 <<< —  
[21] CNV\_WR\_DP1 <<< —  
[21] CNV\_WR\_CLKN <<< —  
[21] CNV\_WR\_CLKP <<< —

[21] CNV\_BRI\_RSP <<< —  
[21] CNV\_RGI\_RSP <<< —

[24] JIO3\_PCIE\_WAKE# >> —



AFTE14P-GP AFTP6101 1 3D3V\_WLAN  
AFTE14P-GP AFTP6105 1 WLAN\_CLKREQ\_CPU\_N  
AFTE14P-GP AFTP6106 1 WIFI\_RF\_EN\_R  
AFTE14P-GP AFTP6107 1 BT\_USB20\_CON\_N  
AFTE14P-GP AFTP6108 1 PLT\_RST#  
AFTE14P-GP AFTP6109 1 BT\_USB20\_CON\_P  
AFTE14P-GP AFTP6110 1 JIO3\_PCIE\_WAKE#  
AFTE14P-GP AFTP6111











<CoreDesign>

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, HsinTaiWu Rd., Hsichin, Taipei-Hsin221, Taiwan, R.O.C.			
Title: <b>NGFF WLAN CONN</b>			
Size: A3	Document Number: <b>Helicat 14/15_ICL</b>	Rev: <b>SA</b>	
Date: Tuesday, September 17, 2019	Sheet 61	of	106









Main Func = Debug

ESPI


[18,24] ESPI\_CLK >>> \_\_\_\_\_  
[18,24] ESPI\_RESET# >>> \_\_\_\_\_  
[18,24] ESPI\_CS# >>> \_\_\_\_\_

[18,24] ESPI\_IO[3..0] <<>> \_\_\_\_\_  
ESPI\_IO3 \_\_\_\_\_  
ESPI\_IO2 \_\_\_\_\_  
ESPI\_IO1 \_\_\_\_\_  
ESPI\_IO0 \_\_\_\_\_

UART


[24] HOST\_DEBUG\_TX >>> \_\_\_\_\_  
[20] UART\_2\_CTXD\_DRXD >>> \_\_\_\_\_  
[20] UART\_2\_CRXD\_DTXD <<< \_\_\_\_\_

ESPI Debug Connector



<https://t.me/schematics1aptop>

<CoreDesign>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan,R.O.C.	
<b>Title</b> <i>Dubug connector</i>			
Size A4	Document Number <b>Hellcat 14/15_ ICL</b>		Rev <b>SA</b>
Date: Tuesday, September 17, 2019		Sheet 68	of 106

SSID = User.interface

Mantis Accelerometer for adaptive thermal and HDD protection

The slave address (SAD) associated to the **LNG2DM** is 010100xb. The **SDO/SA0** pad can be used to modify the least significant bit of the device address. If the SA0 pad is connected to a voltage supply, LSB is '1' (address 0101001b) or, if the SA0 pad is connected to ground, the LSB value is '0' (address 0101000b). This solution permits two different accelerometers to be connected and addressed to the same I<sup>2</sup>C lines.

Free Fall Sensor + G Sensor



Note:

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.


<https://t.me/schematicsLaptop>

<CoreDesign>









0508




Figure 11. GC6 2.1 High-Level Signal Connections Concept (w/o GPIO Swizzling)

Note: It is critical that the GPU's OVERT output be routed directly to the voltage regulator complex enable (EN) input so that the GPU can trigger a shutdown.

GPU	Capacitor Type	Footprint	Population	N16	N17	Location
<b>N16 PEX_I0VDD0 (N17 PEX_DVDD0) Supply Rail</b>						
G82B-64, G82C-64	1.0 $\mu$ F	X65	0402	1	1	Under GPU
	4.7 $\mu$ F	X65	0603	1	1	Under GPU
	4.7 $\mu$ F	X66	0603	1	2	Near GPU
	10 $\mu$ F	X65	0805	0	2	Midway between GPU and Power Supply
	22 $\mu$ F	X65	0805	0	1	Midway between GPU and Power Supply
<b>N16 PEX_I0VDD0 (N17 PEX_HVDD0) Supply Rail</b>						
G82B-64, G82C-64	1.0 $\mu$ F	X65	0402	1	4	Under GPU
	4.7 $\mu$ F	X65	0603	1	2	Near GPU
	10 $\mu$ F	X66	0805LP	1	2	Midway between GPU and Power Supply
	22 $\mu$ F	X65	0805LP	1	1	Midway between GPU and Power Supply


GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
PEX_PLL_HVDD Supply Rail						
G828-64, G82C-64	0.1 µF	X7R	0402	1	1	Near GPU







Main Func = dGPU









## OFFPAGE-Signal




## EE need check



## For VGA CORE sequence EE need check




## OFFPAGE-GAP




# RT8816B For NVVDDS

VGA : N17S-G1  
EDP-Continuous : 30A  
EDP-Peak : 60.1A



<https://t.me/schematicstoptop>

Main Func = dGPU



# Main Func = TPM



[17,61,63,66,76] PLT\_RST# >>>—

[18,24,25] SPI\_CLK\_ROM >>>—  
 [18,24,25] SPI\_SI\_ROM >>>—  
 [18,24,25] SPI\_SO\_ROM >>>—

[18] TPM\_SPI\_IRQ# >>>—

[20] TPM\_PIRQ# >>>—

[18] SPI\_CS\_CPU\_N2 >>>—



Close to 02501

## SPIO 2-Load(1 Flash and 1 Flash/1 TPM) EC G3 Flash Sharing with Wire-OR Topology





Table 6-88. SPIO 2-Load(1 Flash and 1 TPM) EC G3 Flash Sharing with Wire-OR Topology Routing Guidelines

Segment	Trace Type	Reference	Via Count	Max Length, mm	
				Segment	Total
B0/M7	MS/SL	VSS	1	12.7	152.4
M1/M6	MS/SL/DSL	VSS	1	76.2	
M2/M5	MS	VSS	0	25.4	
M3	MS	VSS	0	12.7	
M4	MS	VSS	0	25.4	

- Notes:**
- EC and PCH branch requirement: Delta between M1+M2 and M5+M6 shall not exceed 50.8mm (2inch).
  - R1 resistor should be stuffed with 0 ohm placeholder for 3.3V and 1.8V. To be placed on SPIO\_CLK, SPIO\_MISO, SPIO\_MOSI, SPIO\_IO2 and SPIO\_IO3.
  - R2 resistor should be stuffed with 33 ohm for 3.3V and 22 ohm for 1.8V. To be placed on SPIO\_CLK, SPIO\_MISO and SPIO\_MOSI. If topology uses two flash then R2 for SPIO\_IO2 and SPIO\_IO3 shall be same as MISO and MOSI recommendation.
  - R2 resistor should be stuffed with 75 ohm for 3.3V and 50 ohm for 1.8V. To be placed on SPIO\_IO2 and SPIO\_IO3, if topology uses 1 flash and 1 TPM. If TPM use this signal, R2 value shall follow MISO and MOSI recommendation.
  - R3 resistor should be stuffed with 33 ohm for 3.3V and 22 ohm for 1.8V. To be placed on SPIO\_CLK, SPIO\_MISO and SPIO\_MOSI. If topology uses two flash then R3 for SPIO\_IO2 and SPIO\_IO3 shall be same as MISO and MOSI recommendation.
  - R3 resistor should be stuffed with 22 ohm for 3.3V and 50 ohm for 1.8V. To be placed on SPIO\_CLK, SPIO\_MISO and SPIO\_MOSI. If topology uses 1 flash and 1 TPM. If TPM use these signals, R3 value shall follow MISO and MOSI recommendation.
  - If topology uses two flash, R4 resistor should be stuffed with 33 ohm for 3.3V and 22 ohm for 1.8V. To be placed on SPIO\_CLK, SPIO\_MISO, SPIO\_MOSI, SPIO\_IO2 and SPIO\_IO3. If TPM use SPIO\_IO2 and SPIO\_IO3, R4 value shall follow MISO and MOSI recommendation.
  - Minimum length for M1, M2, M4, M5 and M6: 12.7mm


Main Func = Firmware SW

[19] ME\_FWP\_SW >>> \_\_\_\_\_  
[24] ME\_FWP <<< \_\_\_\_\_




	3	1
ME_FWP	LOW	HIGH
	Normal Operation (Default)	Override


<https://t.me/schematics1aptop>



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan,R.O.C.	
<b>Title</b> <i>Debug (XDPdebug)</i>			
Size A4	Document Number <b>Hellcat 14/15_ ICL</b>		Rev <b>SA</b>
Date: Tuesday, September 17, 2019		Sheet 99 of	106


# Main Func = CPU



Decoupling Requirements for Ice Lake U Processor for VCC1P8A

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCC1P8A		1x 10uF 0402	Place as close to BGA as possible.
		1x 0603 (placeholder)	Place this post power gate path to BGAs.


Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-9 for decoupling capacitor placements.



Decoupling Requirements for Ice Lake U Processor for VCCPLL\_OC

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCPLL_OC		1x 1uF 0402	Place as close to the package.
		1x 0402 (placeholder)	


Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-12 for decoupling capacitor placements.



Decoupling Requirements for Ice Lake U Processor for VCCPLL

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCPLL		1x 1uF 0402	Place as close to the package as possible.
		1x 0402 (placeholder)	


Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-14 for decoupling capacitor placements.



Decoupling Requirements for Ice Lake U Processor for VCCST

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCST		1x 1uF 0402	Place as close to the package as possible.
		1x 0402 (placeholder)	


Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-16 for decoupling capacitor placements.



Decoupling Requirements for Ice Lake U Processor for VCCSTG

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCSTG		1x 1uF 0402	Place as close to the package as possible.
		1x 0402 (placeholder)	

Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-18 for decoupling capacitor placements.



Decoupling capacitors of 12 pF (0402) and 2.2 pF (0402) are required to suppress the broadband noise at RF frequency

## Decoupling Requirements for Ice Lake U Processor for VDDQ

Domain	Backside cap	Primary side cap	Placement guideline <sup>3</sup>
VDDQ	6x 1uF 0402		Place on the back side of the SoC, as close as possible to the vias that connect to the outer row of BGA pins. Locate the capacitor such that the trace length from the GND via to the pad is minimized, and maximize the width of this trace.
	2x 10uF 0402		Place on the back side of the SoC, as close as possible to the vias that connect to the outer row of BGA pins. Locate the capacitor such that the trace length from the GND via to the pad is minimized, and maximize the width of this trace.
	3x 0402 (placeholder)		Place on the back side of the SoC, as close as possible to the vias that connect to the outer row of BGA pins. Locate the capacitor such that the trace length from the GND via to the pad is minimized, and maximize the width of this trace.
	2x 22uF 0603		Place after the TOP DDR signal breakout. These should not be omitted on SODIMM designs, and can be removed only in Memory Down designs when the following conditions are met: 1) DRAMs are soldered down, so their decoupling is shared with the SoC. 2) DRAMs and SoC VDDQ plane copper is shared between both directly (no shoring resistors, pads or similar in the middle). 3) DRAMs are placed close to the SoC allowing that at least 5x10uF capacitors of the DRAM decoupling is within a 30mm radius from SoC Edge.
	1x 0603 (placeholder)		Place after the TOP DDR signal breakout.

Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-10 for decoupling capacitor placements.

<CoreDesign>

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec. 1, HsinTaiWu Rd., Hsinchu, Taiwan, R.O.C.		21F, 88, Sec. 1, HsinTaiWu Rd., Hsinchu, Taiwan, R.O.C.	
<b>CPU (PowerCap2)</b>			
Size: A3	Document Number: Hellcat 14/15 ICL	Rev: SA	
Date: Tuesday, September 17, 2019	Sheet 11 of 106		

Main Func = PCH

- [20,27] SPKR <<< \_\_\_\_\_  
[20] NRB\_BIT <<< \_\_\_\_\_  
[18] GPP\_C2 <<< \_\_\_\_\_  
[18] GPP\_C5 <<< \_\_\_\_\_  
[18] SPL\_SL\_CPU <<< \_\_\_\_\_  
  
[20] GPP\_B23 <<< \_\_\_\_\_  
[18] SPL\_WP\_CPU <<< \_\_\_\_\_  
[18] SPL\_HOLD\_CPU <<< \_\_\_\_\_  
[19] HDA\_SDO <<< \_\_\_\_\_  
[3] GPP\_E6 <<< \_\_\_\_\_  
[4] TBT\_LSK0\_RXD <<< \_\_\_\_\_  
[4] TBT\_LSK1\_RXD <<< \_\_\_\_\_  
  
[17] GPD7 <<< \_\_\_\_\_  
[21.61] CNV\_BR1\_DT\_R <<< \_\_\_\_\_  
[21.61] CNV\_RGL\_DT <<< \_\_\_\_\_  
[3] GPP\_H2 <<< \_\_\_\_\_  
[4] GPP\_D10 <<< \_\_\_\_\_  
[4] GPP\_D12 <<< \_\_\_\_\_

Description	Top Swap Override	No Reboot	TLS Confi-dentiality	eSPI Disable	Reserved	DDP3 I2C/TBT LSX #2/ BSSB-LS #2 pins VCC configuration	DDP4 I2C/TBT LSX #3/ BSSB-LS #3 pins VCC configuration
GPIO	GPP_B14 / SPKR / TIME_SYNC1 / GSP10_CS#	GPP_B18	GPP_C2	GPP_C5	SPIO_MOSI	GPP_D10	GPP_D12
LOW	Disable (Default)	Disable (Default)	Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)	Enable eSPI. (Default)		DDP3 I2C/TBT LSX #2/BSSB-LS #2 pins at 1.8V	DDP4 I2C/TBT LSX #3/BSSB-LS #3 pins at 1.8V
HIGH	Enable	Enable	Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.	Disable eSPI.	This strap should sample HIGH.	DDP3 I2C/TBT LSX #2/BSSB-LS #2 pins at 3.3V	DDP4 I2C/TBT LSX #3/BSSB-LS #3 pins at 3.3V
	20 K $\Omega$ 30% internal pull-down.						

Description	CPUNSSC Clock Frequency	Reserved	Reserved	Flash Descriptor Security Override	Reserved	DDP1 I2C /TBT LSX #0 / BSSB-LS #0 pins VCC configuration	DDP2 I2C/TBT LSX #1/ BSSB-LS #1 pins VCC configuration
GPIO	GPP_B23 / SMLALERT# / PCHHOT# / GSP11_CS#	SPIO_I02	SPIO_I03	GPP_R2 / HDA_SDO / I280_TXD / HDACPU_SDO	GPP_E6	GPP_E19 / DDP1_CTRLDATA / CNV_BT_IP_SELECT / BSSB_L80_RX	GPP_E21 / DDP2_CTRLDATA / BSSB_L81_TX
LOW	38.4 Mhz clock (direct from crystal) (default)			Enable security measures defined in the Flash Descriptor. (Default)		1.8V	1.8V
HIGH	19.2 Mhz clock (from internal divider)	This strap should sample HIGH	This strap should sample HIGH	Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.	This strap should sample HIGH.	3.3V	3.3V
	20 K $\Omega$ 30% internal pull-down.			20 K $\Omega$ 30% internal pull-down.			20 K $\Omega$ 30% internal pull-down.

Description	Reserved	Reserved	XTAL Frequency Selection	M.2 CNVi Mode Select	eSPI Flash Sharing Mode	ITP_PMODE
GPIO	ITP_PMODE	GPD7	GPP_F0 / CNV_BR1_DT / UART0_RT#	GPP_F2 / CNV_RGL_DT / UART0_TXD	GPP_F0 / CNV_BT_I2S_SDI / MODERN_CLKREQ	
LOW		This strap should sample LOW.	38.4 Mhz (default)	Integrated CNVi enabled.	Master Attached Flash Sharing (MAFS) is enabled. (Default)	Reserved
HIGH	This strap should sample high.		24Mhz	Integrated CNVi disabled.	Slave Attached Flash Sharing (SAFS) is enabled.	Reserved
	20 K $\Omega$ 30% internal pull-up	20 K $\Omega$ 30% internal pull-down.	20 K $\Omega$ 30% internal pull-down.		20 K $\Omega$ 30% internal pull-down.	

-ComDesign-

**Wistron Corporation**  
2/F, 88, Sec. 1, Hsiao-Tsai Rd., Hsiao-Tsai, Taipei 105, Taiwan, R.O.C.

**CPU (STRAP)**


Size/Order Number/A2

Helicat 14/15\_ICL

SA


Notes: Tuesday, September 17, 2019 15:00

# Main Func = CPU



## Decoupling Requirements for Ice Lake U Processor for VCCIN

Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCIN	4x 1uF 0402		Place as close as possible to CP33, and CT33.
	2x 1uF 0402		Place closest possible to CA36 *Place for ICL U43e only.
	1x 1uF 0402		Place as close as possible to BU10 *Place for ICL U43e only.
		2x 10uF 0402	Place as close as possible to each U1 and AB1.
		4x 22uF 0603	Place closest possible to package near heat sink mounting hole.
		6x 22uF 0603	Place closest possible to package along the plane breakout as in Figure 10-5.
		2x 22uF 0603	Place closest possible to package along the plane breakout as in Figure 10-5. *Place for ICL U43e only.
		1x 47uF 0805	Place closest possible to package along the plane breakout. *Place for ICL U43e only.
		3x 47uF 0805	Place closest possible to package near heat sink mounting hole.
		1x 47uF 0805	Place closest possible to package near heat sink mounting hole. *Place for ICL U43e only.
		2x 330uF 7343	Refer to the placement guideline in Figure 10-5.




## Decoupling Requirements for Ice Lake U Processor for VCCIN\_AUX


Domain	Backside cap	Primary side cap	Placement guideline <sup>2</sup>
VCCIN_AUX	12x 10uF 0402		Place them as directly below the BGAs as possible .
	7x 0402 (placeholder)		
		6x 22uF 0603	Place them close to VR.
		4x 0603 (placeholder)	
		1x 47uF 0805	Place them as close to the VR as possible.
		5x 0805 (placeholder)	
		2x 330uF 7343	Place them close to VR.
		12x 10uF 0402	Place them close to the BGAs on the primary side.
Notes:		7x 0402 (placeholder)	

1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-6 for decoupling capacitor placements.


## Main Func = UnusedParts



### GPU/CPU SKREW HOLE








### TYPEC SKREW HOLE



### HDMI SKREW HOLE







## Main Func = EMI Capacitors

Mind the voltage rating of the caps.



## Main Func = RF Capacitors

Mind the voltage rating of the caps.



## Change notes -

[illegible]

<https://t.me/schematics1aptop>

&lt;CoreDesign&gt;



**Wistron Corporation**  
21F, 88, Sec.1, HsüinTaiWu Rd., Hsüichün,  
Taipei Hsüien 221, Taiwan, R.O.C.

## Title

## Change History

Size  
A3

Document Number

**Hellcat 14/15\_ ICL**Rev  
SA

Date: Tuesday, September 17, 2019

Sheet 101

of

06

# Helcat 15\_MS IO Board Schematics


2020/01/30

REV :-1

<https://t.me/schematicsslap10p>


DY :None Installed

HelCat15

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A4	Document Number		Rev -1
Date: Wednesday, February 05, 2020		Sheet 1	of 10

# Hellcat 15\_Mainstrin IO board Block Diagram

Project code : 4PD0JV010001  
PCB P/N : 19A97  
Revision : SC



HellCat15



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Block Diagram**

Size

Document Number

**Hellcat15 MS IO**

Rev

**-1**





Date: Wednesday, February 05, 2020

Sheet 2 of 10


# SSID = Card Reader

8 CARD1\_USB20\_N << >> \_\_\_\_\_  
 8 CARD1\_USB20\_P << >> \_\_\_\_\_


Remove R305, R306




The maximum range of the PMOS output current in RTS5144 (Card Reader IC) is 400mA




Layout note:  
3D3V\_CARD\_S0 30mils




Layout note:  
RREF 12mils



Layout note:  
V18 12mils



Layout note:  
SDREFG 12mils



Hellicat15


**Wistron Corporation**  
 21F, 88, Sec.1, HsinTaiWu Rd., Hsichih,  
 Taipei-Hsien 221, Taiwan, R.O.C.

**Card Reader-RTS5144**

Size: A3 Document Number: **Hellicat15 MS IO** Rev: -1

Date: Wednesday, February 05, 2020 Sheet 3 of 10

# SSID = Audio IO



HellCat15



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**AUD IO**

Size  
A4

Document Number

**Hellcat 15MS IO**



Rev  
-1

Date: Wednesday, February 05, 2020

Sheet 4 of 10




SSID = USB3.0

Remove R704, R705



From Host  
to USB3.0 conn

From Host



USB 3.0 Re-driver Pull High / Low

Programmable output pre-emphasis level setting for channel A  
3.3V tolerant. Internally pulled down at ~150K  
[A.DE1, A.DE0] =  
LL: 1.5dB de-emphasis (default)  
LH: No de-emphasis  
HL: 2.7dB de-emphasis  
HH: 5dB de-emphasis

Programmable output pre-emphasis level setting for channel B  
3.3V tolerant. Internally pulled down at ~150K  
[B.DE1, B.DE0] =  
LL: 1.5dB de-emphasis (default)  
LH: No de-emphasis  
HL: 2.7dB de-emphasis  
HH: 5dB de-emphasis

Equalizer control and program for channel A  
3.3V tolerant. Internally pulled down at ~150K  
[A.EQ1, A.EQ0] =  
LL: program EQ for channel loss up to 9.5dB (default)  
LH: program EQ for channel loss up to 13dB  
HL: program EQ for channel loss up to 4.5dB  
HH: program EQ for channel loss up to 7.5dB

Equalizer control and program for channel B  
3.3V tolerant. Internally pulled down at ~150K  
[B.EQ1, B.EQ0] =  
LL: program EQ for channel loss up to 9.5dB (default)  
LH: program EQ for channel loss up to 13dB  
HL: program EQ for channel loss up to 4.5dB  
HH: program EQ for channel loss up to 7.5dB

LPFS swing adjust. 3.3V tolerant. Internally pulled down at ~150K.  
TST  
L: Normal LPFS swing (default)  
H: Tune down LPFS swing

Pin define by follow layout routing

Card Reader

- 3 CARD1\_USB20\_N
- 3 CARD1\_USB20\_P

Audio

- 4 AUD\_HP1\_JACK\_L1
- 4 AUD\_HP1\_JACK\_R1
- 4 AUD\_SENSE
- 4 AUD\_RING
- 4 AUD\_SLEEVE


USB3.0

- 7 USB2\_USB20\_N
- 7 USB2\_USB20\_P
- 7 USB2\_USB30\_TX\_N
- 7 USB2\_USB30\_TX\_P
- 7 USB2\_USB30\_RX\_N
- 7 USB2\_USB30\_RX\_P

Finger Print

- 9 FPR\_SCAN#
- 9 PM\_SLP\_S4#
- 9 KBC\_PWRRBTN#\_R
- 9 LID\_CL\_NB#
- 9 FP1\_USB20\_P
- 9 FP1\_USB20\_N

GMR Sensor



34AWG

AUDIO


USB3.1 PORT1  
Coaxial

Card Reader

USB3.1 PORT1





FINGER PRINTER

RTC



SSID = Finger Print

8 FPR\_SCAN# <<< \_\_\_\_\_  
8 FP1\_USB20\_P << >> \_\_\_\_\_  
8 FP1\_USB20\_N << >> \_\_\_\_\_  
8 PM\_SLP\_S4# >>> \_\_\_\_\_  
8 LID\_CL\_NB# >>> \_\_\_\_\_  
8 KBC\_PWRBTN#\_R >>> \_\_\_\_\_




FP\_Pin\_define

PIN 序号	PIN 名	说明
1	VBUS	AVDD(3.3V)
2	Power button	Power button signal
3	USB_DN	USB_N
4	USB_DP	USB_P
5	GND	系统地
6	LID closed	LID closed signal
7	GPIO_key	GPIO
8	ID(GND)	ID 检测脚

Version	Date	Page	Change Description

<https://t.me/schematics1aptop>

	<p style="margin: 0;"><b>Wistron Corporation</b></p> <p style="margin: 0;">21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
Title		
<p style="font-size: 1.5em; font-weight: bold; margin: 0;"><i>Change Note</i></p>		
Size A4	Document Number  <p style="font-size: 1.2em; font-weight: bold; margin: 10px 0;"><i>Hellcat15 Mainstrin IO</i></p>	Rev  <p style="font-size: 1.2em; font-weight: bold; margin: 10px 0;"><i>-1</i></p>
Date: Wednesday, February 05, 2020		Sheet 10 of 10

# Helcat MS 14 AMD IO Board Schematics

## Helcat MS 14 ICL IO Board Schematics


2020/01/31

REV : A00

<https://t.me/schematics101top>

**DY :None Installed**

Helcat 14


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Cover Page</b>			
Size A4	Document Number <b>Helcat MS 14 AMD</b>		Rev <b>A00</b>
Date: Friday, January 31, 2020		Sheet 1	of 10

# Hellicat MS 14 AMD IO board Block Diagram

Project code : 4PD0JV010001

PCB P/N : 19A89

Revision : SC



Hellicat 14



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Block Diagram**

Size  
A4

Document Number

**Hellicat MS 14 AMD**


Rev  
**A00**

Date: Friday, January 31, 2020

Sheet 2 of 10


# SSID = Card Reader

[8] CARD1\_USB20\_N << >> \_\_\_\_\_  
 [8] CARD1\_USB20\_P << >> \_\_\_\_\_



Hellicat 14

# SSID = Audio IO



Hellcat 14



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>AUDIO</b>	
Size A4	Document Number		<b>Hellcat MS 14 AMD</b>	
Date: Friday, January 31, 2020	Sheet 4 of 10		Rev <b>A00</b>	



SSID:IO connect

Card Reader

[3] CARD1\_USB20\_N  
[3] CARD1\_USB20\_P

Audio

[4] AUD\_HP1\_JACK\_L1  
[4] AUD\_HP1\_JACK\_R1  
[4] AUD\_SENSE  
[4] AUD\_RING  
[4] AUD\_SLEEVE

USB3.0




[7] USB2\_USB20\_N  
[7] USB2\_USB20\_P  
[7] USB2\_USB30\_TX\_N  
[7] USB2\_USB30\_TX\_P  
[7] USB2\_USB30\_RX\_N  
[7] USB2\_USB30\_RX\_P

Finger Print

[9] FPR\_SCAN#  
[9] KBC\_PWRBTN\_R  
[9] LID\_CL\_NB#  
[9] FP1\_USB20\_P  
[9] FP1\_USB20\_N

[8] APU\_SLP\_S5#

Pin define by follow layout routing




USB3.1 PORT1  
Coaxial

Card Reader  
USB3.1 PORT1






FINGER PRINTER

AUDIO



SSID = Finger Print

- [8] FPR\_SCAN# <<< \_\_\_\_\_
- [8] FP1\_USB20\_P << >> \_\_\_\_\_
- [8] FP1\_USB20\_N << >> \_\_\_\_\_
- [8] LID\_CL\_NB# >>> \_\_\_\_\_
- [8] KBC\_PWRBTN#\_R >>> \_\_\_\_\_
- [8] APU\_SLP\_S5# >>> \_\_\_\_\_



teknisi indonesia

FP\_8Pin\_define

PIN 序号	PIN 名	说明
1	VBUS	AVDD(3.3V)
2	Power button	Power button signal
3	USB_DN	USB_N
4	USB_DP	USB_P
5	GND	系统地
6	LID closed	LID closed signal
7	GPIO_key	GPIO
8	ID(GND)	ID 检测脚

Hellicat 14

**DELL** Wistron Corporation  
21F, 88, Sec. 1, HsinTai Wu Rd., Hsinchu, Taiwan, R.O.C.

Title: **Finger Print**

Size: A3 Document Number: **Hellicat MS 14 AMD** Rev: **A00**

Date: Friday, January 31, 2020 Sheet 9 of 10

Sheet 10 of 10